



## JP Research, Inc.

1975 West El Camino Real, Suite 300 • Mountain View, CA 94040  
Phone: (650) 559-5999 • Fax: (650) 559-5980 • www.jpresearch.com

### Ajit Dandapani

*Chief Executive Officer, JP Research, Inc.*

*Chief Executive Officer, JP Research India Pvt. Ltd.*

JP Research, Inc.

1975 W. El Camino Real, Suite 300

Mountain View, CA 94040 USA

Tel. +1-650-559-5999

Fax +1-650-559-5980

Email: AjitD@jpresearch.com

Website: www.jpresearch.com

JP Research India Pvt. Ltd.

3<sup>rd</sup> Floor Kovai Towers,

No 44A Balasundaram Road

P.N. Palayam Coimbatore 641037 India

Tel. +91-422-450-0437

Tel: +91-422-606-8008

www.jpresearchindia.com

---

Mr. Ajit Dandapani is a computer scientist with a background in both advanced computer and mechanical engineering systems and has many years of experience leading diverse and fast-paced computer technology companies in Silicon Valley. He has built and managed large teams and overseen design and development of complex technology, including hardware and software products.

As Chief Executive Officer (CEO) of JP Research, Inc. (USA) and JP Research India Pvt. Ltd. (India), Mr. Dandapani has helped steer the company and its subsidiaries through periods of growth and expansion and has brought several software products to market. He had a lead role in establishing a subsidiary, **PortalSoft**, that was formed to develop a comprehensive case and data management system (CDMS) to retrieve, review and search case related information for engineering companies involved in litigation matters. At JP Research and other computer technology companies in Silicon Valley, Mr. Dandapani has developed open ended, unstructured and structured, searchable data bases, has been responsible for developing data analytics tools including keyword search algorithms for efficient retrieval of case related materials, photographs, deposition summaries, literature review and trial exhibits.

Mr. Dandapani's management style is driven by his experiences as an engineer, software architect, and manager—providing technical leadership with extensive hands-on involvement for design and development of various areas of system software, including operating systems for PCs to midrange computer systems and clustered systems. As a senior Director of Engineering at Silicon Graphics, Inc., Mr. Dandapani helped orchestrate the cluster computing strategy for SGI and created failsafe products, cluster infrastructure products and visualization tools for the High Performance market. He has performed extensive customer briefings, given presentations on computer technology and tools at several trade shows, and matrix-managed several groups, from hardware to quality assurance teams, to develop and deliver high quality products. In addition, Mr. Dandapani has an approved patent and several patents pending.

---

### Education and Professional Distinctions / Memberships

University of Maryland at College Park

MS, Computer Science

1979

University of Madras, India

BS, Mechanical Engineering

1976

**Awards**

## Patents

Several patents pending, one approved.

Ashoka Changemakers (with Underwriters' Laboratories):

“*Early Entry*” Awardee and *Finalist* (with JPR India) in the Changemakers challenge

“Safer Roads, Safer India: Gamechanging Innovations that Save Lives”, 2014

<http://www.changemakers.com/saferoads#competition>

**Philanthropic Organizations**

Principal, *Dandapani Foundation*, 2002–Present

Support needy students with financial help/scholarships to attend high schools and universities.

**Associations/Memberships**

Member, IEEE (Institute of Electrical and Electronics Engineers, Inc.)

Member, Alliance of Chief Executives

**Professional Experience**

**JP Research, Inc.**, Mountain View, California

*CEO*, 2004–Present

Has helped direct the growth of this statistical consulting company in terms of incorporation, hiring, business policies, IT, and infrastructure. Instituted software discipline and development methodology, and helped create large, searchable SQL databases to help address business needs. Also was instrumental in the creation of an India subsidiary, JP Research India, to support and expand the company's research efforts in Asia.

In addition, created and managed a new division to provide product development consulting, building a case and document management system product (CDMS) to help small- to medium-sized engineering companies to organize their documents, cases, and contacts. Enhanced the CDMS product to address the problems faced by small to medium-sized legal business, and marketed the product.

**JP Research India Pvt. Ltd.**, Coimbatore, Tamil Nadu, India

*CEO*, 2006–Present

Since 2006, has directed the development of JP Research India Pvt. Ltd., a growing company with four offices (Coimbatore, Pune, Ahmedabad, and Kolkata) focused on collecting and analyzing real world accident data on Indian roadways. Also the co-founder of the *Road Accident Sampling System – India* (RASSI), an international consortium formed to create a searchable database of traffic accidents and injuries on Indian roads, and for which JPRI is the on-the-ground partner. Was instrumental in guiding RASSI's development out of groundbreaking JPRI accident investigation and analysis projects and is actively supporting its expansion.

Currently serves as the RASSI Business Committee Chairman.

**PortalSoft, Inc.**, Mountain View, California

*Founder and CEO*, 2008–Present

Started PortalSoft to market and refine the case and document management product that has become *Portal4Law*, built under JP Research, Inc.

**Fifth Generation Technologies, Ltd. (5G)**, India

*Board Member*, 2004–Present

Provide advice on marketing 5G's *Enterprise Gateway* product to the automation industry and on product development strategies.

**NARUS**, Palo Alto, California

*Vice President of Engineering and Services*, 1999–2004

Built a world class engineering team and defined, developed, and delivered several generations of products. Responsible for product development and strategy. Also managed the Services group to deploy the product at the customers. Visited various prospects and customers around the world to help market and sell the product.

**Silicon Graphics**, Mountain View, California

*Senior Director of Engineering*, 1997–1999

*Director of Engineering*, 1995–1997

Managed the storage, clustering, file system, and “Highly Available” product line teams. Directly oversaw several managers and engineers, and indirectly managed a team of 40+, to help orchestrate the cluster computing strategy for SGI. Dealt with several interdepartmental issues, matrix managed several groups, and worked with various database and other third party software vendors. Responsibilities included making customer presentations, negotiating supporting contracts, and helping to create cutting edge technology strategies to promote to upper management within the company. Also responsible for managing the budget for the department. Key products and refinements personally managed and released include:

*IRIS Failsafe* — A high availability failover product, IRIS Failsafe allowed application to be monitored and restarted on a peer node on Failures. Various applications like Web, NFS, Oracle, Informix, Sybase, Gauntlet and Mail products were also integrated with Failsafe. Product was capable of supporting up to 8 nodes in a Highly Available configuration.

*Array* — A HPC Cluster infrastructure product, Array provided basic extensions to IRIX to allow association of processes running in a clustered environment to use a unique ID. Cluster-wide library was provided to enable supporting various high-performance computing (HPC) needs. GUI was provided to monitor the cluster to meet HPC market place needs.

*Message Passing Toolkit (MPI, XMPI, PVM, XPVM)* — Product offered message passing libraries and visualization tools for the HPC market. Optimized libraries were provided for SGI architecture using HIPPI bypass algorithm to copy data from user space in one node to user space in another node to provide very low latency and high bandwidth communication.

*HIPPI driver and OS bypass algorithm* — These refinements provided optimal communication in the cluster, allowing applications to bypass the OS and use the HIPPI hardware to move data between systems. An internal API was developed and used by MPI and XPS to take advantage of this.

*Oracle Parallel Server (OPS)* — For this product, managed development of the Connection manager, Node Controller, and Distributed Lock Manager to provide a Highly Available and scalable version of Oracle.

*Informix Parallel Server (XPS)* — Product was designed to work with Informix in porting XPS to IRIX Array and taking advantage of the HIPPI bypass to provide a highly scalable version of XPS product.

Other responsibilities: Managed the port of a third party product for supporting Fair Share scheduling; managed the port of third party product to support Checkpoint restart of IRIX applications (and, in parallel, managed the design and development of SGI's own Checkpoint Restart Package); and managed the design and development of *IRIS Console*, a system management tool providing remote console and system controller administration capabilities to administer the cluster. Also managed several other software vendor relationships for various HPC products such as Perfact, LSF, Codine, and Totalview.

**Stratus Computers, San Jose, California**

*Engineering Group Manager, 1988–1995*

Worked in various roles from being an MP architect to managing all of the operating system development team. Managed a major port of SVR4 Fault tolerant UNIX (FTX) to HP PA-RISC-based Hardware Fault Tolerant system. This activity involved coordinating management of several hardware components designed and developed on the East Coast with the UNIX development team in San Jose. Also coordinated delivery of all the software necessary to release this product.

In addition, managed a small team of people to measure and fix all performance bottlenecks of FTX on various MP, AIM and TPC benchmarks. Was also principal design architect for and managed the development of MP-izing SVR3, and later ported that work to SVR4 to Stratus's Fault Tolerant MP platform. Also involved in the implementation of the product.

**Rolm Mil-spec computers, San Jose, California**

*Group Leader/Architect, 1984–1988*

Project leader for design and implementation of realtime UNIX system with certain guarantee of interrupt and scheduling latency. This work was based on MIPS UNIX base. Architect and project leader for the design and development of DOD B3 secure operating system. This was to provide a new Operating for Mil-spec computer that would comply with B3 security level and be API/ABI compliant with DG's AOS/VS Operating system. Provided technical direction for a small team of people, created and managed the detailed project plan and schedules, and was involved in the implementation.

**VisiCorp, San Jose, California**

*Project Leader, 1983–1984*

Worked on design and development of VisiOn and object-oriented operating system.

**Four Phase Systems, Cupertino, California**

*Group Leader, 1979–1983*

Worked on design and development of several generations of proprietary multi-tasking operating systems.